Penulis: Meyyappan Ramanathan

System Verilog language consists of three very specific areas of constructs — design, assertions and testbench.  Assertions add a whole new dimension to the ASIC verification process.  Ass …